CLAIMS

What is claimed is:

1   1.   A method for preparing a logic structure for random pattern testing, the

2   method comprising:

3   configuring a select mechanism within a data scan chain, said select

4   mechanism configured between a first register in said data scan chain and a second

5   register; and

6   routing a parallel data path within said scan chain, said parallel data

7   path beginning from an input side of said first register, running through said select

8   mechanism, and ending at an input side of said second register;

9   said select mechanism being capable of switching a source path of

10   input data to said second register from a normal data path to said parallel data path;

11   wherein, when said parallel data path is selected as said source path of

12   input data to said second register, data loaded into said second register matches data

13   loaded into said first register.

1   2.   The method of claim 1, wherein said first and second registers contain

2   an equal number of data storage elements therein.

1   3.   The method of claim 1, further comprising:

2   selecting said parallel data path as said source path of input data to said

3   register; and

4   inputting the contents of said first and second registers into the logic

5   structure for testing.

1   4.   The method of claim 1, further comprising:

2   configuring a bitflip logic mechanism within said parallel data path,

3   said bitflip logic mechanism capable of inverting one or more data bits passing

4   through said parallel data path;

5   wherein, when said parallel data path is selected as said source path of

6   input data to said second register and said bitflip logic mechanism is activated, said

7   data loaded into said second register is may be statistically mismatched from said data

8   loaded into said first register by one bit or more.

1   5.   The method of claim 4, further comprising:

2   configuring weight logic to control a frequency of occurrences in

3   which said bitflip logic mechanism is caused to invert said one or more data bits

4   passing through said parallel data path.

1   6.   The method of claim 5, wherein:

2   said weight logic further comprises a multiple-input AND gate, each of

3   said multiple inputs being coupled to independent, random bit generating devices.

1   7.   The method of claim 6, wherein:

2   said bitflip logic mechanism further comprises an exclusive OR (XOR)

3   gate, said XOR gate having an output of said multiple-input AND gate as a first input

4   thereto, and a corresponding data bit in said parallel data path as a second input

5   thereto.

1   8.   A method for configuring a built in, self-test (BIST) circuit used in

2   random pattern testing of integrated circuits, the BIST circuit including a first register

3   therein, and plurality of subsequent registers for storing data to be tested with data

4   contained in the first register, the method comprising:

5   configuring a plurality of select mechanisms, each of said plurality of

6   select mechanisms corresponding to one of the subsequent registers;

7   wherein each of said plurality of select mechanisms allows test data

8   loaded into the first register to match test data loaded into a corresponding one of the

9   subsequent registers.

1   9.   The method of claim 8, further comprising:

2   routing a plurality of parallel data paths within a scan chain containing

3   the first register therein, said plurality of parallel data paths each beginning from an

4   input side of said first register, running through a corresponding one of said plurality

5   of select mechanisms, and ending at an input side of a corresponding one of the

6   subsequent registers;

7   said plurality of select mechanisms each being capable of switching a

8   source path of input data to each of the subsequent registers from a normal data path

9   to a corresponding one of said parallel data paths;

10   wherein, for each of the subsequent registers having one of said

11 parallel data paths selected as said source path of input data thereto, the data loaded

12 therein matches data loaded into the first register.

1   10.   The method of claim 8, wherein the first register and the subsequent

2   registers contain an equal number of data storage elements therein.

1   11.   The method of claim 9, further comprising:

2   configuring a bitflip logic mechanism within each of said plurality of

3 parallel data paths, said bitflip logic mechanisms capable of inverting one or more

4 data bits passing through said plurality of parallel data paths;

5   wherein, whenever one of said plurality of parallel data paths is

6 selected as said source path of input data to a corresponding one of the subsequent

7 registers, and a corresponding bitflip logic mechanism thereto is activated, said data

8 loaded into said corresponding one of the subsequent registers may be statistically

9 mismatched from said data loaded into the first register by one bit or more.

1   12.   The method of claim 11, further comprising:

2   configuring weight logic to control a frequency of occurrences in

3 which each of said bitflip logic mechanisms is caused to invert said one or more data

4 bits passing through said plurality of parallel data paths.

1   13.   The method of claim 12, wherein:

2   said weight logic further comprises a multiple-input AND gate, each of

3 said multiple inputs being coupled to independent, random bit generating devices.

1   14.   The method of claim 13, wherein:

2   said bitflip logic mechanism further comprises an exclusive OR (XOR)

3 gate, said XOR gate having an output of said multiple-input AND gate as a first input

4 thereto, and a corresponding data bit in said plurality of parallel data paths as a second

5 input thereto.

1   15.   An apparatus for preparing a logic structure for random pattern testing,

2   comprising:

3   a select mechanism configured within a data scan chain, said select

4   mechanism coupled between a first register in said data scan chain and a second

5   register; and

6   a parallel data path routed within said scan chain, said parallel data

7   path beginning from an input side of said first register, running through said select

8   mechanism, and ending at an input side of said second register;

9   said select mechanism being capable of switching a source path of

10   input data to said second register from a normal data path to said parallel data path;

11   wherein, when said parallel data path is selected by said select

12   mechanism as said source path of input data to said second register, data loaded into

13   said second register matches data loaded into said first register.

1   16.   The apparatus of claim 15, wherein said first and second registers

2   contain an equal number of data storage elements therein.

1   17.   The apparatus of claim 15, further comprising:

2   a bitflip logic mechanism configured within said parallel data path,

3   said bitflip logic mechanism capable of inverting one or more data bits passing

4   through said parallel data path;

5   wherein, when said parallel data path is selected as said source path of

6   input data to said second register and said bitflip logic mechanism is activated, said

7   data loaded into said second register may be statistically mismatched from said data

8   loaded into said first register by one bit or more.

1   18.   The apparatus of claim 17, further comprising:

2   weight logic coupled to said bitflip mechanism, said weight logic used

3   to control a frequency of occurrences in which said bitflip logic mechanism is caused

4   to invert said one or more data bits passing through said parallel data path.

1   19.   The apparatus of claim 18, wherein:

2   said weight logic further comprises a multiple-input AND gate, each of

3   said multiple inputs being coupled to independent, random bit generating devices.

1   20.   The apparatus of claim 19, wherein:

2   said bitflip logic mechanism further comprises an exclusive OR (XOR)

3   gate, said XOR gate having an output of said multiple-input AND gate as a first input

4   thereto, and a corresponding data bit in said parallel data path as a second input

5   thereto.